Skip to content

Instantly share code, notes, and snippets.

@cyring

cyring/gist:64420413713a762c7bf4ef7647403464

Created June 26, 2024 13:39
Show Gist options
  • Save cyring/64420413713a762c7bf4ef7647403464 to your computer and use it in GitHub Desktop.
Save cyring/64420413713a762c7bf4ef7647403464 to your computer and use it in GitHub Desktop.
Download ZIP
Ryzen 9 7945HX
Raw
gistfile1.txt
AMD Ryzen 9 7945HX with Radeon Graphics
@cyring
Copy link
Author

cyring commented Jun 26, 2024 •
edited
Loading 

Processor                              [AMD Ryzen 9 7945HX with Radeon Graphics]
|- Architecture                                              [Zen4/Dragon Range]
|- Vendor ID                                                      [AuthenticAMD]
|- Microcode                                                        [0x0a601203]
|- Signature                                                           [  AF_61]
|- Stepping                                                            [      2]
|- Online CPU                                                          [ 32/ 32]
|- Base Clock                                                          [ 99.805]
|- Frequency            (MHz)                      Ratio                        
                 Min   1497.08                    <  15 >                       
                 Max   2495.13                    <  25 >                       
|- Factory                                                             [100.000]
                       2500                       [  25 ]                       
|- Performance                                                                  
                 TGT   2495.13                    <  25 >                       
   |- CPPC                                                                      
                 Min   3493.19                    <  35 >                       
                 Max   3493.19                    <  35 >                       
                 TGT      AUTO                    <   0 >                       
   |- Boost                                                            [ UNLOCK]
                 XFR   5489.29                    [  55 ]                       
                 CPB   5389.49                    [  54 ]                       
   |- P-State                                                                   
                 P1    1497.08                    <  15 >                       
|- Uncore                                                              [   LOCK]
                 CLK   1297.47                    [  13 ]                       
                 MEM   2594.94                    [  26 ]                       
                                                                                
Instruction Set Extensions                                                      
|- 3DNow!/Ext [N/N]          ADX [Y]          AES [Y]  AVX/AVX2 [Y/Y] 
|- AVX512-F     [Y]    AVX512-DQ [Y]  AVX512-IFMA [Y]   AVX512-PF [N] 
|- AVX512-ER    [N]    AVX512-CD [Y]    AVX512-BW [Y]   AVX512-VL [Y] 
|- AVX512-VBMI  [Y] AVX512-VBMI2 [Y]  AVX512-VNNI [Y]  AVX512-ALG [Y] 
|- AVX512-VPOP  [Y] AVX512-VNNIW [N] AVX512-FMAPS [N] AVX512-VP2I [N] 
|- AVX512-BF16  [Y] AVX-VNNI-VEX [N]    AVX-FP128 [N]   AVX-FP256 [Y] 
|- BMI1/BMI2  [Y/Y]         CLWB [Y]      CLFLUSH [Y] CLFLUSH-OPT [Y] 
|- CLAC-STAC    [Y]         CMOV [Y]    CMPXCHG8B [Y]  CMPXCHG16B [Y] 
|- F16C         [Y]          FPU [Y]         FXSR [Y]   LAHF-SAHF [Y] 
|- MMX/Ext    [Y/Y] MON/MWAITX [Y/Y]        MOVBE [Y]   PCLMULQDQ [Y] 
|- POPCNT       [Y]       RDRAND [Y]       RDSEED [Y]      RDTSCP [Y] 
|- SEP          [Y]          SHA [Y]          SSE [Y]        SSE2 [Y] 
|- SSE3         [Y]        SSSE3 [Y]  SSE4.1/4A [Y/Y]      SSE4.2 [Y] 
|- SERIALIZE    [N]      SYSCALL [Y]        RDPID [Y]        UMIP [Y] 
|- VAES         [Y]   VPCLMULQDQ [Y]   PREFETCH/W [Y]       LZCNT [Y] 
                                                                                
Features                                                                        
|- 1 GB Pages Support                                      1GB-PAGES   [Capable]
|- 100 MHz multiplier Control                            100MHzSteps   [Missing]
|- Advanced Configuration & Power Interface                     ACPI   [Capable]
|- Advanced Programmable Interrupt Controller                   APIC   [Capable]
|- Advanced Virtual Interrupt Controller                        AVIC   [Capable]
|- APIC Timer Invariance                                        ARAT   [Capable]
|- LOCK prefix to read CR8                                    AltMov   [Capable]
|- Clear Zero Instruction                                     CLZERO   [Capable]
|- Core Multi-Processing                                  CMP Legacy   [Capable]
|- L1 Data Cache Context ID                                  CNXT-ID   [Missing]
|- Collaborative Processor Performance Control                  CPPC   [Capable]
|- Direct Cache Access                                           DCA   [Missing]
|- Debugging Extension                                            DE   [Capable]
|- Debug Store & Precise Event Based Sampling               DS, PEBS   [Missing]
|- CPL Qualified Debug Store                                  DS-CPL   [Missing]
|- 64-Bit Debug Store                                         DTES64   [Missing]
|- Fast Short REP MOVSB                                         FSRM   [Capable]
|- Fast-String Operation                                        ERMS   [Capable]
|- Fused Multiply Add                                           FMA4   [Missing]
|- Fused Multiply Add                                            FMA   [Capable]
|- Hardware Lock Elision                                         HLE   [Missing]
|- Hyper-Threading Technology                                    HTT   [Capable]
|- Hardware P-state control                                      HwP   [Capable]
|- Instruction Based Sampling                                    IBS   [Capable]
|- Instruction INVLPGB                                       INVLPGB   [Missing]
|- Instruction INVPCID                                       INVPCID   [Capable]
|- Long Mode 64 bits                                       IA64 | LM   [Capable]
|- LightWeight Profiling                                         LWP   [Missing]
|- Memory Bandwidth Enforcement                                  MBE   [Capable]
|- Machine-Check Architecture                                    MCA   [Capable]
|- Instruction MCOMMIT                                       MCOMMIT   [Missing]
|- Model Specific Registers                                      MSR   [Capable]
|- Memory Type Range Registers                                  MTRR   [Capable]
|- No-Execute Page Protection                                     NX   [Capable]
|- OS-Enabled Ext. State Management                          OSXSAVE   [Capable]
|- OS Visible Work-around                                       OSVW   [Capable]
|- Physical Address Extension                                    PAE   [Capable]
|- Page Attribute Table                                          PAT   [Capable]
|- Pending Break Enable                                          PBE   [Missing]
|- Process Context Identifiers                                  PCID   [Missing]
|- Perfmon and Debug Capability                                 PDCM   [Missing]
|- Page Global Enable                                            PGE   [Capable]
|- Page Size Extension                                           PSE   [Capable]
|- 36-bit Page Size Extension                                  PSE36   [Capable]
|- Processor Serial Number                                       PSN   [Missing]
|- Resource Director Technology/PQE                            RDT-A   [Capable]
|- Resource Director Technology/PQM                            RDT-M   [Capable]
|- Read Processor Register at User level                       RDPRU   [Capable]
|- Restricted Transactional Memory                               RTM   [Missing]
|- Safer Mode Extensions                                         SMX   [Missing]
|- Self-Snoop                                                     SS   [Missing]
|- Supervisor-Mode Access Prevention                            SMAP   [Capable]
|- Supervisor-Mode Execution Prevention                         SMEP   [Capable]
|- Trailing Bit Manipulation                                     TBM   [Missing]
|- Translation Cache Extension                                   TCE   [Capable]
|- Time Stamp Counter                                            TSC [Invariant]
|- Time Stamp Counter Deadline                          TSC-DEADLINE   [Missing]
|- TSX Force Abort MSR Register                            TSX-ABORT   [Missing]
|- TSX Suspend Load Address Tracking                       TSX-LDTRK   [Missing]
|- User-Mode Instruction Prevention                             UMIP   [Capable]
|- Virtual Mode Extension                                        VME   [Capable]
|- Virtual Machine Extensions                                    VMX   [Missing]
|- Write Back & Do Not Invalidate Cache                     WBNOINVD   [Capable]
|- Extended xAPIC Support                                     x2APIC   [  xAPIC]
|- AVIC controller for x2APIC                                 x2AVIC   [Capable]
|- XSAVE/XSTOR States                                          XSAVE   [Capable]
|- xTPR Update Control                                          xTPR   [Missing]
|- Extended Operation Support                                    XOP   [Missing]
Mitigation mechanisms                                                           
|- Indirect Branch Restricted Speculation                       IBRS   [Capable]
   |- IBRS Always-On preferred by processor                            [ Unable]
   |- IBRS preferred over software solution                            [Capable]
   |- IBRS provides same speculation limits                            [Capable]
|- Indirect Branch Prediction Barrier                           IBPB   [Capable]
|- Single Thread Indirect Branch Predictor                     STIBP   [ Enable]
|- Speculative Store Bypass Disable                             SSBD   [Capable]
   |- SSBD use VIRT_SPEC_CTRL register                                 [ Unable]
   |- SSBD not needed on this processor                                [ Unable]
|- No Branch Type Confusion                                   BTC_NO   [Capable]
|- BTC on Non-Branch instruction                            BTC-NOBR   [Capable]
|- Limited Early Redirect Window                            AGENPICK   [ Unable]
|- Arch - No Fast Predictive Store Forwarding                   PSFD   [Capable]
|- Arch - Enhanced Predictive Store Forwarding                  EPSF   [Capable]
|- Arch - Cross Processor Information Leak                XPROC_LEAK   [ Unable]
Security Features                                                               
|- CET Shadow Stack features                                  CET-SS   [Capable]
|- Secure Init and Jump with Attestation                      SKINIT   [Capable]
|- Secure Encrypted Virtualization                               SEV   [Missing]
|- SEV - Encrypted State                                      SEV-ES   [Missing]
|- SEV - Secure Nested Paging                                SEV-SNP   [Missing]
|- Guest Mode Execute Trap                                      GMET   [Capable]
|- Supervisor Shadow Stack                                       SSS   [Capable]
|- VM Permission Levels                                         VMPL   [Missing]
|- VMPL Supervisor Shadow Stack                             VMPL-SSS   [Missing]
|- Secure Memory Encryption                                      SME   [Capable]
|- Transparent SME                                              TSME   [ Enable]
|- Secure Multi-Key Memory Encryption                         SME-MK   [Missing]
|- DRAM Data Scrambling                                    Scrambler   [ Enable]
                                                                                
Technologies                                                                    
|- Instruction Cache Unit                                                       
   |- L1 IP Prefetcher                                          L1 HW IP   < ON>
|- Data Cache Unit                                                              
   |- L1 Prefetcher                                                L1 HW   < ON>
|- Cache Prefetchers                                                            
   |- L2 Prefetcher                                                L2 HW   < ON>
   |- L1 Stride Prefetcher                                     L1 Stride   < ON>
   |- L1 Region Prefetcher                                     L1 Region   < ON>
   |- L1 Burst Prefetch Mode                                    L1 Burst   < ON>
   |- L2 Stream HW Prefetcher                                  L2 Stream   < ON>
   |- L2 Up/Down Prefetcher                                   L2 Up/Down   < ON>
|- System Management Mode                                       SMM-Lock   [ ON]
|- Simultaneous Multithreading                                       SMT   [ ON]
|- PowerNow!                                                         CnQ   [ ON]
|- Core C-States                                                     CCx   [OFF]
|- Core Performance Boost                                            CPB   < ON>
|- Watchdog Timer                                                    WDT   <OFF>
|- Virtualization                                                    SVM   [OFF]
   |- I/O MMU                                                      AMD-V   [ ON]
   |- Version                                                     [         0.1]
   |- Hypervisor                                                           [OFF]
   |- Vendor ID                                                   [         N/A]
                                                                                
Performance Monitoring                                                          
|- Version                                                        PM       [  2]
|- Counters:          General                   Fixed                           
|           {  6,  6, 16 } x 48 bits            3 x 64 bits                     
|- Enhanced Halt State                                           C1E       <OFF>
|- C2 UnDemotion                                                 C2U       < ON>
|- C3 UnDemotion                                                 C3U       < ON>
|- Core C6 State                                                 CC6       <OFF>
|- Package C6 State                                              PC6       < ON>
|- Legacy Frequency ID control                                   FID       [OFF]
|- Legacy Voltage ID control                                     VID       [OFF]
|- P-State Hardware Coordination Feedback                MPERF/APERF       [ ON]
|- Core C-States                                                                
   |- C-States Base Address                                      BAR   [ 0x0   ]
|- ACPI Processor C-States                                      _CST   [Missing]
|- MONITOR/MWAIT                                                                
   |- State index:    #0    #1    #2    #3    #4    #5    #6    #7              
   |- Sub C-State:     1     1     0     0     0     0     0     0              
   |- Monitor-Mwait Extensions                                   EMX   [Capable]
   |- Interrupt Break-Event                                      IBE   [Capable]
|- Core Cycles                                                         [Capable]
|- Instructions Retired                                                [Capable]
|- Reference Cycles                                                    [Capable]
|- Last Level Cache References                                         [Capable]
|- Global Time Stamp Counter                                           [Missing]
|- Data Fabric Performance Counter                                     [Capable]
|- Core Performance Counter                                            [Capable]
|- Processor Performance Control                                _PCT   [ Enable]
|- Performance Supported States                                 _PSS   [      2]
|- Performance Present Capabilities                             _PPC   [      0]
|- Continuous Performance Control                               _CPC   [Missing]
                                                                                
Power, Current & Thermal                                                        
|- Temperature Offset:Junction                                 TjMax [ 49:  0 C]
|- CPPC Energy Preference                                        EPP   <      0>
|- Digital Thermal Sensor                                        DTS   [Capable]
|- Power Limit Notification                                      PLN   [Missing]
|- Package Thermal Management                                    PTM   [Missing]
|- Thermal Monitor 1                                             TTP   [ Enable]
|- Thermal Monitor 2                                             HTC   [ Enable]
|- Thermal Design Power                                          TDP   [Missing]
   |- Minimum Power                                              Min   [Missing]
   |- Maximum Power                                              Max   [Missing]
|- Thermal Design Power                                      Package   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
   |- Power Limit                                                PL2   [    0 W]
   |- Time Window                                                TW2   [   0 ns]
|- Thermal Design Power                                         Core   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                       Uncore   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                         DRAM   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
|- Thermal Design Power                                     Platform   [Disable]
   |- Power Limit                                                PL1   [    0 W]
   |- Time Window                                                TW1   [   0 ns]
   |- Power Limit                                                PL2   [    0 W]
   |- Time Window                                                TW2   [   0 ns]
|- Package Power Tracking                                        PPT   [Missing]
|- Electrical Design Current                                     EDC   [Missing]
|- Thermal Design Current                                        TDC   [Missing]
|- Core Thermal Point                                                           
|- Package Thermal Point                                                        
   |- Thermal Monitor Trip                                     Limit   [  125 C]
   |- HTC Temperature Limit                                    Limit   [  127 C]
   |- HTC Temperature Hysteresis                           Threshold   [    2 C]
|- Units                                                                        
   |- Power                                               watt   [      Missing]
   |- Energy                                             joule   [  0.000015259]
   |- Window                                            second   [  0.000976562]

CPU Pkg  Apic  Core/Thread  Caches      (w)rite-Back (i)nclusive              
 #   ID   ID CCD CCX ID/ID L1-Inst Way  L1-Data Way      L2  Way      L3  Way 
000:BSP    0   0  0   0  0      32  8        32  8      1024  8 i   65536 16w 
001:  0    2   0  0   1  0      32  8        32  8      1024  8 i   65536 16w 
002:  0    4   0  0   2  0      32  8        32  8      1024  8 i   65536 16w 
003:  0    6   0  0   3  0      32  8        32  8      1024  8 i   65536 16w 
004:  0    8   0  1   4  0      32  8        32  8      1024  8 i   65536 16w 
005:  0   10   0  1   5  0      32  8        32  8      1024  8 i   65536 16w 
006:  0   12   0  1   6  0      32  8        32  8      1024  8 i   65536 16w 
007:  0   14   0  1   7  0      32  8        32  8      1024  8 i   65536 16w 
008:  0   16   1  2   8  0      32  8        32  8      1024  8 i   65536 16w 
009:  0   18   1  2   9  0      32  8        32  8      1024  8 i   65536 16w 
010:  0   20   1  2  10  0      32  8        32  8      1024  8 i   65536 16w 
011:  0   22   1  2  11  0      32  8        32  8      1024  8 i   65536 16w 
012:  0   24   1  3  12  0      32  8        32  8      1024  8 i   65536 16w 
013:  0   26   1  3  13  0      32  8        32  8      1024  8 i   65536 16w 
014:  0   28   1  3  14  0      32  8        32  8      1024  8 i   65536 16w 
015:  0   30   1  3  15  0      32  8        32  8      1024  8 i   65536 16w 
016:  0    1   0  0   0  1      32  8        32  8      1024  8 i   65536 16w 
017:  0    3   0  0   1  1      32  8        32  8      1024  8 i   65536 16w 
018:  0    5   0  0   2  1      32  8        32  8      1024  8 i   65536 16w 
019:  0    7   0  0   3  1      32  8        32  8      1024  8 i   65536 16w 
020:  0    9   0  1   4  1      32  8        32  8      1024  8 i   65536 16w 
021:  0   11   0  1   5  1      32  8        32  8      1024  8 i   65536 16w 
022:  0   13   0  1   6  1      32  8        32  8      1024  8 i   65536 16w 
023:  0   15   0  1   7  1      32  8        32  8      1024  8 i   65536 16w 
024:  0   17   1  2   8  1      32  8        32  8      1024  8 i   65536 16w 
025:  0   19   1  2   9  1      32  8        32  8      1024  8 i   65536 16w 
026:  0   21   1  2  10  1      32  8        32  8      1024  8 i   65536 16w 
027:  0   23   1  2  11  1      32  8        32  8      1024  8 i   65536 16w 
028:  0   25   1  3  12  1      32  8        32  8      1024  8 i   65536 16w 
029:  0   27   1  3  13  1      32  8        32  8      1024  8 i   65536 16w 
030:  0   29   1  3  14  1      32  8        32  8      1024  8 i   65536 16w 
031:  0   31   1  3  15  1      32  8        32  8      1024  8 i   65536 16w 

Linux:                                                                          
|- Release                                                   [6.10.0-rc4-x64v4+]
|- Version                 [#6 SMP PREEMPT_DYNAMIC Tue Jun 18 07:05:52 CDT 2024]
|- Machine                                                              [x86_64]
Memory:                                                                         
|- Total RAM                                                         26379280 KB
|- Shared RAM                                                            4444 KB
|- Free RAM                                                           3205312 KB
|- Buffer RAM                                                          556812 KB
|- Total High                                                               0 KB
|- Free High                                                                0 KB
Clock Source                                                  <             tsc>
CPU-Freq driver                                               [  amd-pstate-epp]
Governor                                                      [         Missing]
CPU-Idle driver                                               [       acpi_idle]
|- Idle Limit                                                 [              C1]
   |- State        POLL      C1                                                 
   |-           CPUIDLE ACPI HL                                                 
   |- Power          -1       0                                                 
   |- Latency         0       0                                                 
   |- Residency       0       0                                                 

                              Zen UMC  [14E0]                              
Controller #0                                                Dual Channel  
 Bus Rate  2600 MHz       Bus Speed 2594 MHz           DDR5 Speed 5188 MT/s
                                                                           
 Cha   CL  RCDr RCDw  RP  RAS   RC  RRDs RRDl FAW  WTRs WTRl  WR  clRR clWW
  #0   42   42   42   42   84  125    8   13   34    7   26   78    6   19 
  #1   42   42   42   42   84  125    8   13   34    7   26   78    6   19 
      CWL  RTP RdWr WrRd scWW sdWW ddWW scRR sdRR ddRR drRR drWW drWR drRRD
  #0   40   20   18    8    1   15   15    1    6    6    0    0    0    0 
  #1   40   20   19    8    1   15   15    1    6    6    0    0    0    0 
      REFI RFC1 RFC2 RFCsb RCPB RPPB BGS:Alt  Ban  Page  CKE  CMD  GDM  ECC
  #0 10126  766  416  338   0    0    ON OFF  R0W0   0    0   1T    ON   0 
  #1 10126  766  416  338   0    0    ON OFF  R0W0   0    0   1T    ON   0 
      MRD:PDA   MOD:PDA  WRMPR STAG PDM RDDATA WRD  WRL  RDL  XS   XP CPDED
  #0   37  32    37  32    24    7 0:F:1   30   6   28   34  792   20   13 
  #1   37  32    37  32    24    7 0:F:1   30   6   28   34  792   20   13 
                                                                           
 DIMM Geometry for channel #0                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0    16    1     32768      1024           4096   CT16G56C46S5.M8G1
       #1                                                                  
 DIMM Geometry for channel #1                                              
      Slot Bank Rank     Rows   Columns    Memory Size (MB)                
       #0    16    1     32768      1024           4096   CT16G56C46S5.M8G1
       #1                                                                  

CPU Freq(MHz) VID  Vcore  TMP(C)    Accumulator       Energy(J)     Power(W)
000 4260.23   123  0.7812   78  000000000000259468    3.959167480   3.959167480
001 4260.25   123  0.7812   78  000000000000260640    3.977050781   3.977050781
002 4260.23   123  0.7812   78  000000000000260843    3.980148315   3.980148315
003 4260.25   123  0.7812   78  000000000000263778    4.024932861   4.024932861
004 4260.25   123  0.7812   78  000000000000261772    3.994323730   3.994323730
005 4260.23   124  0.7750   79  000000000000257770    3.933258057   3.933258057
006 4260.23   124  0.7750   79  000000000000258686    3.947235107   3.947235107
007 4260.25   123  0.7812   78  000000000000260677    3.977615356   3.977615356
008 4166.44   123  0.7812   75  000000000000221268    3.376281738   3.376281738
009 4167.65   124  0.7750   75  000000000000221265    3.376235962   3.376235962
010 4167.64   124  0.7750   75  000000000000222717    3.398391724   3.398391724
011 4167.68   123  0.7812   75  000000000000221750    3.383636475   3.383636475
012 4167.69   123  0.7812   75  000000000000221807    3.384506226   3.384506226
013 4167.68   123  0.7812   75  000000000000222033    3.387954712   3.387954712
014 4167.67   123  0.7812   75  000000000000221159    3.374618530   3.374618530
015 4167.68   123  0.7812   75  000000000000221228    3.375671387   3.375671387
016 4260.25   123  0.7812   79  000000000000000000    0.000000000   0.000000000
017 4260.24   124  0.7750   79  000000000000000000    0.000000000   0.000000000
018 4260.25   123  0.7812   79  000000000000000000    0.000000000   0.000000000
019 4260.22   124  0.7750   79  000000000000000000    0.000000000   0.000000000
020 4260.24   123  0.7812   79  000000000000000000    0.000000000   0.000000000
021 4260.04   124  0.7750   79  000000000000000000    0.000000000   0.000000000
022 4260.25   123  0.7812   79  000000000000000000    0.000000000   0.000000000
023 4260.24   124  0.7750   79  000000000000000000    0.000000000   0.000000000
024 4167.27   124  0.7750   75  000000000000000000    0.000000000   0.000000000
025 4167.64   124  0.7750   75  000000000000000000    0.000000000   0.000000000
026 4167.67   123  0.7812   75  000000000000000000    0.000000000   0.000000000
027 4167.65   124  0.7750   75  000000000000000000    0.000000000   0.000000000
028 4167.64   124  0.7750   75  000000000000000000    0.000000000   0.000000000
029 4167.67   123  0.7812   75  000000000000000000    0.000000000   0.000000000
030 4167.64   124  0.7750   75  000000000000000000    0.000000000   0.000000000
031 4166.41   124  0.7750   75  000000000000000000    0.000000000   0.000000000

             Package[0]    Cores         Uncore        Memory        Platform
Energy(J): 100.184768677  58.851028442   0.000000000   0.000000000   0.000000000
Power(W) : 100.184768677  58.851028442   0.000000000   0.000000000   0.000000000

CPU Freq(MHz) VID  Vcore  TMP(C)    Accumulator       Energy(J)     Power(W)
000 4257.58   125  0.7688   80  000000000000259111    3.953720093   3.953720093
001 4257.58   125  0.7688   80  000000000000260900    3.981018066   3.981018066
002 4257.58   125  0.7688   80  000000000000261693    3.993118286   3.993118286
003 4257.58   125  0.7688   80  000000000000262706    4.008575439   4.008575439
004 4257.58   125  0.7688   80  000000000000262042    3.998443604   3.998443604
005 4257.57   124  0.7750   79  000000000000259118    3.953826904   3.953826904
006 4257.57   124  0.7750   79  000000000000259754    3.963531494   3.963531494
007 4257.58   125  0.7688   80  000000000000260031    3.967758179   3.967758179
008 4162.49   125  0.7688   75  000000000000220888    3.370483398   3.370483398
009 4162.52   124  0.7750   75  000000000000220800    3.369140625   3.369140625
010 4162.52   124  0.7750   75  000000000000222388    3.393371582   3.393371582
011 4162.49   125  0.7688   75  000000000000221567    3.380844116   3.380844116
012 4162.49   125  0.7688   75  000000000000221920    3.386230469   3.386230469
013 4162.49   125  0.7688   75  000000000000221226    3.375640869   3.375640869
014 4162.47   125  0.7688   75  000000000000220796    3.369079590   3.369079590
015 4162.50   125  0.7688   75  000000000000220268    3.361022949   3.361022949
016 4257.58   125  0.7688   79  000000000000000000    0.000000000   0.000000000
017 4257.56   124  0.7750   79  000000000000000000    0.000000000   0.000000000
018 4257.53   125  0.7688   79  000000000000000000    0.000000000   0.000000000
019 4257.57   124  0.7750   79  000000000000000000    0.000000000   0.000000000
020 4257.58   125  0.7688   79  000000000000000000    0.000000000   0.000000000
021 4256.98   124  0.7750   79  000000000000000000    0.000000000   0.000000000
022 4257.58   125  0.7688   79  000000000000000000    0.000000000   0.000000000
023 4256.94   124  0.7750   79  000000000000000000    0.000000000   0.000000000
024 4162.13   124  0.7750   75  000000000000000000    0.000000000   0.000000000
025 4161.91   124  0.7750   75  000000000000000000    0.000000000   0.000000000
026 4162.49   125  0.7688   75  000000000000000000    0.000000000   0.000000000
027 4162.51   124  0.7750   75  000000000000000000    0.000000000   0.000000000
028 4162.52   124  0.7750   75  000000000000000000    0.000000000   0.000000000
029 4160.07   125  0.7688   75  000000000000000000    0.000000000   0.000000000
030 4162.52   124  0.7750   75  000000000000000000    0.000000000   0.000000000
031 4162.52   124  0.7750   75  000000000000000000    0.000000000   0.000000000

             Package[0]    Cores         Uncore        Memory        Platform
Energy(J): 100.222747803  58.825805664   0.000000000   0.000000000   0.000000000
Power(W) : 100.222747803  58.825805664   0.000000000   0.000000000   0.000000000

@cyring
Copy link
Author

cyring commented Jun 26, 2024 

[ 0] American Megatrends International, LLC.                                    
[ 1] 1.05                                                                       
[ 2] 12/21/2023                                                                 
[ 3] Micro Computer (HK) Tech Limited                                           
[ 4] Uranus Series                                                              
[ 5] Default string                                                             
[ 6] D---u---s---n-                                                             
[ 7] Default string                                                             
[ 8] Default string                                                             
[ 9] Shenzhen Meigao Electronic Equipment Co.,Ltd                               
[10] DRFXI                                                                      
[11] Default string                                                             
[12] F---I---5---1---2--                                                        
[13] Number Of Devices:2\Maximum Capacity:134217728 kilobytes                   
[14] DIMM 0\P0 CHANNEL A                                                        
[15] DIMM 0\P0 CHANNEL B                                                        
[16]                                                                            
[17]                                                                            
[18] Unknown                                                                    
[19] Unknown                                                                    
[20]                                                                            
[21]                                                                            
[22] CT16G56C46S5.M8G1                                                          
[23] CT16G56C46S5.M8G1                                                          
[24]                                                                            
[25]

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment