Created
September 27, 2021 09:11
-
-
Save ptpt52/9389518992fb28733e206d7dec6ac15b to your computer and use it in GitHub Desktop.
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
>> Got DRAM size 0MB | |
Retrying ... | |
>> Applying AC timing parameters (try 2) | |
Expected DRAM size: 512MB | |
>> Setting DDR/CPU PLL ... | |
Using 3PLL mode with External loopback | |
DDR/CPU clock will be set to 1200MHz/880MHz | |
>> Starting DDR PLL calibration ... | |
DDR PLL2/3/4 feedback delay: 16/20/12 | |
DDR 3PLL mode calibration passed | |
>> Starting DQS Gating Window Delay calibration | |
0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0001:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0002:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0003:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0004:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0005:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 | |
000E:| 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 | |
000F:| 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 | |
0010:| 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 | |
0011:| 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0013:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0014:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0015:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0017:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0018:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0019:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Found coarse/fine delay value: 15/64 | |
>> Starting DLE calibration | |
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Failed to find optimal DQS factor | |
>> Got DRAM size 0MB | |
Retrying ... | |
No more AC timing parameters to try | |
DRAM initialization failed | |
?>> Initializing DDR3 | |
>> Applying pre-defined AC timing parameters | |
Expected DRAM size: 256MB | |
>> Setting DDR/CPU PLL ... | |
Using 3PLL mode with External loopback | |
DDR/CPU clock will be set to 1200MHz/880MHz | |
>> Starting DDR PLL calibration ... | |
DDR PLL2/3/4 feedback delay: 16/21/12 | |
DDR 3PLL mode calibration passed | |
>> Starting DQS Gating Window Delay calibration | |
0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0001:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0002:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0003:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0004:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0005:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 | |
000E:| 0 0 0 0 0 0 0 0 1 0 1 1 1 0 1 1 | |
000F:| 0 0 0 1 1 1 1 1 1 1 0 1 1 0 0 0 | |
0010:| 1 1 1 0 1 1 1 1 0 0 0 0 0 0 0 0 | |
0011:| 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0013:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0014:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0015:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0017:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0018:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0019:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Found coarse/fine delay value: 15/56 | |
>> Starting DLE calibration | |
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Failed to find optimal DQS factor | |
>> Got DRAM size 0MB | |
Wrong AC timing parameters | |
Switching to auto-probe mode | |
>> Applying AC timing parameters (try 1) | |
Expected DRAM size: 128MB | |
>> Setting DDR/CPU PLL ... | |
Using 3PLL mode with External loopback | |
DDR/CPU clock will be set to 1200MHz/880MHz | |
>> Starting DDR PLL calibration ... | |
DDR PLL2/3/4 feedback delay: 16/20/12 | |
DDR 3PLL mode calibration passed | |
>> Starting DQS Gating Window Delay calibration | |
0 8 16 24 32 40 48 56 64 72 80 88 96 104 112 120 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0001:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0002:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0003:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0004:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0005:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0006:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0007:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0008:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0009:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
000D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 | |
000E:| 0 0 0 0 0 0 0 0 1 0 1 1 1 0 1 1 | |
000F:| 0 0 0 1 1 1 0 1 1 1 1 0 1 0 0 0 | |
0010:| 1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 | |
0011:| 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0012:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0013:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0014:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0015:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0016:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0017:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0018:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
0019:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001A:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001B:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001C:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001D:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001E:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
001F:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Found coarse/fine delay value: 15/56 | |
>> Starting DLE calibration | |
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 | |
---------------------------------------------------------------- | |
0000:| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | |
Failed to find optimal DQS factor |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment